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Abstract—Structural quantum confinement in long-channel
thin silicon-on-insulator MOSFETs has been quantified using the
temperature dependence of the subthreshold current. The results
were compared with the shifts in the threshold voltage. Data were
obtained from simulations after initial verification with experi-
mental data. This study demonstrates that, with the temperature
dependence of the subthreshold current, shifts in the valence and
conduction band edge can be extracted distinctively from changes
in mobility and density of states (DOS), making this method
more accurate in assessing the impact of structural quantum
confinement than the commonly used threshold voltage method.
Furthermore, we show that, with additional C–V data, a possible
change in mobility and DOS can be disentangled.
Index Terms—Conduction band, quantum confinement, sub-
threshold current, temperature dependence, ultrathin semicon-
ductor body (UTB) devices, valence band.
I. INTRODUCTION
MULTIPLE-GATE devices such as FinFETs, double-gate (DG) and gate-all-around structures are commonly
recognized as promising candidates for the next-generation
CMOS technology [1]–[3]. These devices offer enhanced elec-
trostatic control through the combination of multiple gates and
an ultrathin semiconductor body (UTB). However, as the thick-
ness of the UTB enters the deca-nanometer range, the impact of
quantum mechanical effects on the device characteristics can no
longer be neglected. In fact, structural carrier confinement [4]
results in the separation of the energy levels within the conduc-
tion and valence bands, as schematically shown in Fig. 1 (a)
and (b). The silicon body thickness tSi is the key parameter
determining the strength of the structural carrier confinement.
With the ultimate scaling of tSi, fundamental semiconductor
properties such as band gap Eg , effective density of states
(DOS), and mobility μ are reported to deviate from their
respective bulk values [5]–[7]. Hence, these quantities become
device properties, rather than material properties. Furthermore,
the threshold voltage of UTB devices with lowly doped body
can be set by the gate work function [8]. In order to fully
understand and tailor the band alignment, DOS, and mobility,
accurate extraction and determination of their scaling behavior
with, e.g., tSi are required.
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Fig. 1. (a) Schematic cross section of a symmetric (long-channel) DG device
with the corresponding cut along the (b) x- and (c) y-direction. (Dotted line)
Energy subband minima originating from quantum confinement in the thin
body. χs is the electron affinity, φm is the gate work function, and toxf and
toxb are the front and back oxide thicknesses, respectively.
The effect of quantum confinement on the electrical UTB
device characteristics is generally quantified using the shift in
threshold voltage VTH as metric [6], [9]–[12]. Hence, changes
in the band alignment are expected to contribute to a shift
in VTH since, in case of band gap widening, a higher gate
bias is required to obtain the same inversion charge density.
However, whereas the theoretical VTH is well defined [13],
several definitions of the experimental VTH exist [14], [15],
e.g., VGS corresponding to a fixed current level or the linearly
extrapolated intersection of IDS with the VGS axis, starting
from the maximum transconductance. In this paper, we adhere
to the latter.
Regardless of which definition is used, the threshold voltage
inherently denotes the transition from weak to strong inversion.
Therefore, it is likely that, in addition to the band gap and
the DOS, properties such as gate oxide thickness, mobility,
and series resistance will also be incorporated in the threshold
voltage. After all, those parameters determine the current in the
strong inversion regime.
Recently, we reported another approach to electrically assess
the impact of structural quantum confinement [16], demonstrat-
ing that the temperature dependence of the subthreshold current
can be exploited to observe changes in the band alignment,
mobility, and DOS.
In this paper, we extend the work presented in [16] and
[17] by comparing the extracted band offsets obtained from the
temperature dependence of the subthreshold current, denoted
as IDS(T ), with the conventional ΔVTH method. Furthermore,
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with additional simulations, we will show that, by exploiting
the temperature dependence of the subthreshold gate capac-
itance, a tSi-dependent change in DOS and mobility can be
quantified.
This paper is organized as follows: First, the IDS(T ) method
will be outlined, followed by the initial verification of the
simulations with previously obtained experimental data. The
next section presents the comparative analysis carried out with
simulations, followed by a discussion on the sensitivity of both
the IDS(T ) and ΔVTH methods to change in several device and
material properties.
As a general result, this study clearly points out that changes
in band edge, mobility, and DOS can be extracted more
accurately from temperature-dependent subthreshold current
measurements, compared to shifts in the threshold voltage.
Furthermore, additional CV analysis indicates that it is possible
to disentangle a change in mobility and DOS.
II. BAND OFFSET EXTRACTION FROM IDS(T )
The subthreshold current contains important information on
several “intrinsic” device parameters, which can be accessed
through its temperature dependence. The subthreshold current
essentially originates from diffusion, as commonly given by
IDS =
μkbT
qL
Qi(VGS)
[
1− exp
(
−qVDS
kbT
)]
(1)
in which μ is the low-field carrier mobility, kb Boltzmann’s
constant, T the absolute temperature, q the elementary charge,
L the channel length, and VDS the drain–source voltage; Qi is
the inversion charge density per unit area at the source side of
the channel and is given by [8]
Qi = qtSiNC exp
(
EF − EC
kbT
)
= qtSiNC exp
(
χs − φm
kbT
)
exp
(
qVGS
kbT
)
(2)
with NC the DOS in the bulk conduction band, EF the Fermi
level at the source side of the channel, and EC the conduc-
tion band edge. In this paper, Boltzmann’s approximation is
assumed to hold, as well as the principle of “volume inversion”
[18], which is justified by the low injection condition in the
subthreshold regime. χs is the electron affinity, φm is the gate
work function, and VGS is the gate bias [see also Fig. 1(c)].
Equations (1) and (2) apply to fully symmetric devices, as well
as DG UTB devices with strongly asymmetric front- and back-
gate oxide thicknesses (i.e., toxf  toxb), provided that both
gates are equally biased, as discussed in Appendix A.
In fact, the second part of (2) suggests that, for a given
gate and drain bias, the difference in gate work function and
conduction band edge can be extracted from the slope of the
drain current versus the inverse temperature. Note that VGS
appears as an additive term in the exponent of (2). Hence, the
applied VGS must be subtracted when extracting the band offset
from the slope of IDS versus 1/T . Furthermore, the low gate
bias in the subthreshold ensures that the impact of electrical
carrier confinement, i.e., gate-induced quantization within the
inversion layer, is negligible.
Similarly, for a p-type MOSFET, the difference in valence
band edge and gate work function can be extracted. In general,
any shift in band edge, i.e., the top of the source/channel barrier,
as shown in Fig. 1(b), relative to the gate work function can
be extracted using the exponential temperature dependence. In
addition to quantization-induced band offsets, shifts in band
alignment due to, e.g., strain or work function differences
can be extracted. This work will focus on extracting band
edge shifts stemming from structural carrier confinement in the
ultrathin body.
To include the effect of carrier confinement, (2) should be
replaced by the 2-D charge density, which is given by [19]
Qi,2D = q · kbT
π2
∑
k,n
m∗d,k exp
(
EF − Ek,n − EC
kbT
)
= q · kbT
π2
∑
k,n
m∗d,k exp
(
χs + Ek,n − φm
kbT
)
× exp
(
qVGS
kbT
)
(3)
with
Ek,n =

2
2m∗z,k
(
nπ
tSi
)2
(4)
where m∗d,k and m∗z,k are the DOS and quantization effective
masses belonging to valley k, respectively, and Ek,n is the
minimum of subband n relative to the bulk band edge.
The strength of structural confinement in thin silicon layers is
governed by tSi, as indicated by (3) and (4). The edges of both
the conduction and valence bands are shifted with respect to the
bulk band edges, due to the offset of (mainly) the first subband.
In fact, the extracted band offsets presented in the course of
this paper represent “effective,” or apparent, band offsets, i.e.,
the shift in band edge “averaged” in energy over the entire
channel. In case of the silicon conduction band, the offset is
predominantly determined by the first subband of the unprimed
valley, which has the largest (longitudinal) mass along the quan-
tization direction. The calculation of the theoretical effective
valence band shift is less straightforward, due to its anisotropic
nature. However, a fully numerical analysis of the theoretical
band offset is beyond the scope of this work. Simple parabolic
bands have been assumed to illustrate the variation of the first
subband minimum with tSi. In the following, the extracted band
offsets are denoted as ΔEx.
The tSi dependence enters the DOS through the position
of the subbands: The energy separation between the subbands
increases with decreasing tSi, thereby reducing the number
of available energy states. As pointed out in [16], the tSi
dependence can be exploited to extract the shift in energy
band alignment, mobility, and DOS, using the temperature
dependence of the subthreshold current.
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In short, we observe, for a fixed VDS and VGS , the ratio of the
subthreshold current (ηrat) in two UTB devices with different
tSi, as given by
ηrat ≡ Iref
Ithin
=
μref · g(tSi,ref)
μthin · g(tSi,thin) · exp
(
ΔEx
kbT
)
(5)
and thus
ln(ηrat) = ln
[
μref · g(tSi,ref)
μthin · g(tSi,thin)
]
+
(
ΔEx
kbT
)
. (6)
The subscripts “ref” and “thin” refer to the quantities corre-
sponding to a reference device having a relatively thick body
and a device with a thinner body and corresponding supposedly
enlarged band gap, respectively; g(tSi) represents the DOS. The
difference in the energy band edge of the thinnest layer and the
reference device, i.e., ΔEx in (5), is equal to Ex,thin − Ex,ref ,
with subscript “x” denoting the valence or conduction band
edge for p- or n-type devices, respectively. If the body thickness
of the reference device is sufficiently thick, i.e., with negligible
impact of quantum confinement, then the resulting values of
ΔEx are referenced to the bulk silicon band edge. This choice
is just a matter of convenience, as (5) is clearly valid for
any combination of tSi’s, provided that the volume inversion
condition holds.
Separating Δμ and ΔDOS With CV (T )
As mentioned before, structural quantum confinement alters
not only the band gap but also the DOS and mobility, thus
making those quantities explicitly tSi dependent [20]. Since
the DOS and the mobility jointly enter the prefactor of (5),
quantifying their individual contribution to the total change in
offset of ηrat is not straightforward. However, in order to disen-
tangle changes in mobility and DOS, the IV measurements can
be supplemented with subthreshold capacitance characteristics,
which do not depend on the mobility. Furthermore, noting that
in subthreshold Qi = kbT/q · CG (see also Appendix B), the
ratio of capacitances θrat is obtained similarly to (5), i.e.,
θrat ≡ CG,ref
CG,thin
=
g(tSi,ref)
g(tSi,thin)
· exp
(
ΔEx
kbT
)
(7)
with CG,ref and CG,thin being the subthreshold gate capaci-
tance of the reference and the thin-body device, respectively.
When plotting ln(θrat) versus the inverse temperature, the
offset is exclusively determined by the DOS. In summary, com-
bining the subthreshold current and capacitance measurements
allows for a separate investigation of a possible tSi-dependent
change in mobility and DOS, in addition to an extraction of
shifts in energy band alignment. In addition to the relative
change in mobility, its absolute value can be obtained from the
combination of the subthreshold capacitance and current on a
single device, as given by (cf. Appendix B)
μ =
IDS
CG
· L
u2th
1
1− exp
(
−VDS
uth
) (8)
with uth being the thermal voltage (kbT/q). From a prac-
tical point of view, the influence of the parasitics (e.g., the
gate–source/drain (S/D) overlap capacitance) can be reduced
Fig. 2. (Symbol) Experimental and (solid line) simulation data on DG SOI
devices with toxb  toxf . (Dashed line) Simulation data on fully symmetric
devices are also shown, along with (dash-dotted line) analytical values calcu-
lated with (1). T = 300 K, and L = 25 μm.
by performing the measurement differentially, i.e., by plotting,
for each tSi, the difference in CV characteristics from devices
with different gate lengths. By doing so, the capacitance in the
low gate-bias regime decreases, which effectively extends the
range in which the subthreshold capacitance characteristics can
be observed, as will be shown in the next section.
III. RESULT
The procedure outlined in the previous section will be carried
out with simulations, and the extracted band offsets will be
compared to shifts in VTH. In the following, the body of the
reference device is 27 nm thick, i.e., sufficiently thick for quan-
tum confinement to be negligible [5], [21]. Thus, the extracted
band edge shift in the thinnest layer is relative to the conduction
band minimum or valence band maximum in bulk silicon.
A. Verification of Simulations
The simulations have been performed with Synopsys
Sentaurus [22]. Quantum confinement is accounted for by
employing the density gradient model, which applies a quantum
correction to the classical charge distribution and has proven to
be adequate in reproducing the effect of quantum confinement
on the device characteristics [23]. Furthermore, the Philips
Unified Mobility model with Lombardi transversal field de-
pendence was used [24], [25] with the default parameters. The
Si/SiO2 barrier height is 3.17 eV for electrons and 4.71 eV for
holes, and the Si bulk band gap is 1.12 eV at 300 K.
First, the simulations are verified with existing experimen-
tal data obtained from [16]. The measured devices are long-
channel (100) silicon-on-insulator (SOI) MOSFETs [26] with
the backside of the wafer as back-gate contact (denoted as
SOIDG); tSi ranges from 27 nm down to 5 nm, the chan-
nel length is 25 μm, and the oxide and buried oxide (BOX)
thicknesses are 25 and 400 nm, respectively (i.e., toxf and
toxb, respectively). Fig. 2 shows the measured and simulated
subthreshold curves for the SOIDG devices with a tSi of 27 nm.
Since the effect of quantum confinement on the mobility and
DOS is not included in the current TCAD models, the initial
simulations are verified with the measured data from only the
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Fig. 3. Simulated and measured subthreshold curves for T = 300−450 K and
L = 25 μm. The inset shows ln(IDS) versus 1000/T , the slope of which gives
the gate–channel work function difference Δφms.
thickest device, which exhibits no significant impact of quan-
tum confinement. Good agreement is observed in both weak
and strong inversion. The curves have been fitted by adjusting
solely the work function φm of the (n+ poly) gates. The re-
quired adjustment was directly extracted from the temperature
dependence of the measured subthreshold current itself, as
exemplified in the inset of Fig. 3. The third set of curves shows
the simulated data for a fully symmetric device having the same
tSi but with toxf = toxb = 2 nm [e.g., see Fig. 1(a)]. When
operated in DG mode, the subthreshold curves of the SOIDG
and symmetric device indeed coincide, as pointed out in Ap-
pendix A of this work. Hence, the existing subthreshold current
measurement data are fully comparable with the symmetric
case since the toxf  toxb condition is fulfilled in our SOIDG
device. Furthermore, the subthreshold current calculated with
(1) is shown as well, demonstrating good agreement.
Fig. 3 shows the simulated subthreshold curves for the
SOIDG NMOS for different temperatures, along with the mea-
sured data. The temperature ranges from 300 to 450 K, and
we verified that the subthreshold slope linearly varies with
temperature. This observation confirms that the temperature
dependence of the exponential term in (5) is dominant. The
slight increase in current at low gate bias and the highest
temperature originates from thermal generation of carriers. The
inset shows ln(IDS) versus the inverse temperature, from which
the previously mentioned difference in gate and channel work
function can directly be extracted. Good correspondence be-
tween measured and simulated data is observed, demonstrating
that the simulations can be used with confidence for further
investigations.
B. Extracted Band Offsets From IDS(T ) Versus ΔVTH
The simulations presented in the following have been per-
formed on symmetric devices, with a tox of 2 nm, an L of 1 μm,
and a tSi in the range of 3–27 nm; |VDS | = 25 mV, and the
VGS at which ηrat and θrat are recorded was −0.775 V for
PMOS and −0.450 V for NMOS, unless stated otherwise. The
work function φm of the ideal gate was set equal to χs, i.e., the
electron affinity of bulk Si (4.07 eV).
Fig. 4. Simulated current ratio for several values of tSi, with the 27-nm-
tSi device as reference. L = 1 μm. The slope increases for decreasing tSi,
corresponding to an upward shift in energy of the conduction band edge.
Fig. 5. Conduction band offset extracted from the slope of the subthreshold
current ratio in Fig. 4. (Dashed line) Theoretical band offset calculated with
(4) and m∗z = 0.916mo. (Open symbol) The shift in threshold voltage is
significantly larger than the values extracted from IDS(T ) and temperature
dependent.
Fig. 4 plots ln(ηrat) versus the inverse temperature for a
set of simulated NMOS devices, with tSi ranging from 9 nm
down to 3 nm. The slope increases for decreasing tSi, which
corresponds to an upward shift in energy of the conduction
band edge (i.e., a wider band gap). In addition, the offset in ηrat
clearly increases for decreasing tSi, which generally represents
a change in the combination of mobility and DOS [hence, the
prefactor in (5)]. However, in this case, the observed change in
offset is solely due to a reduction in the DOS since, in these
simulations, only bulk mobility models are employed, which
exhibit no direct tSi dependence. Furthermore, we stress that,
in the subthreshold regime, the electric field normal to the gates
is low. Hence, closer inspection confirms that the mobility is
essentially constant throughout the entire channel, irrespective
of tSi.
The band offsets extracted from the slope of ηrat are shown in
Figs. 5 and 6 for NMOS and PMOS devices, respectively, along
with the extracted shift in “experimental” threshold voltage
(ΔVTH) for different temperatures and the SOIDG PMOS
IDS(T ) data from [16]. Again, all values are referenced to
the thickest device (with a tSi of 27 nm), which, by definition,
exhibits no band edge shift (bulk band gap). For reference, the
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Fig. 6. Valence band offset extracted from the measured [16] and simulated
subthreshold current ratios on PMOS DG devices. (Dashed line) Analytically
calculated minimum of the lowest subband calculated with (4) and m∗z =
0.291mo (HH). The shift in threshold voltage is also depicted.
first subband minimum is also shown, which was calculated
with the (100) quantization effective masses [27], [28].
Although ΔVTH shows the same trend, i.e., increasing VTH
for decreasing tSi, the figures clearly show that the extracted
values are significantly higher than their respective IDS(T )
counterparts. This can be explained by noting that quantum
confinement alters both the band gap and the DOS: Splitting of
the bulk conduction and valence band into subbands gives the
following: 1) a wider band gap through the offset of (mainly)
the first subband and 2) reduction in the available states due
to the emerging energy gaps, which separate the subbands.
In the IDS(T ) method, shifts in the band edges are extracted
from the slope of the current ratio, whereas changes in the
DOS and mobility can be derived from the offset in the current
ratio; hence, IDS(T ) measurements allow for an investigation
of band edge shifts separate from the mobility and DOS, as
suggested by (5). In contrast, ΔVTH consists of a combined
change in band gap, mobility, and DOS, thus amplifying the
apparent impact of quantum confinement. Furthermore, it is
interesting to note that the threshold voltage exhibits strong
temperature dependence. While the latter is exploited in the
IDS(T ) measurements, it shows up as an additional source of
error when determining the band edge shifts based on ΔVTH.
The values obtained with the IDS(T ) method closely repro-
duce the analytically calculated lowest energy in each band,
particularly for the NMOS. The slight discrepancy in the va-
lence band offset is attributed to the approximations employed
in both the density gradient model, which involves a single fit
parameter to account for the different hole effective masses
[23], and the single heavy hole effective mass used in the
analytical calculation; in fact, those masses depend on the
anisotropy and dimensionality of the confined system [28].
C. Impact of Δμ on the Extracted Offset and on ΔVTH
The results in the previous section have shown that the shifts
in VTH are fairly large with respect to the expected shift in band
edge, whereas the extracted band offsets from IDS(T ) are in
close agreement with the theoretical values. In this regard, it is
Fig. 7. Simulated subthreshold current ratio for (open symbol) fixed and
(filled symbol) modified mobility; L = 1 μm. The mobility was manually
reduced by 30% (tSi = 6 nm) to 65% (tSi = 3 nm) relative to the mobility
in the reference device [cf. (6)].
Fig. 8. Conduction band offset extracted from the subthreshold current ratio
in Fig. 7 for (open symbol) fixed and modified mobility. (Squared symbol)
The shift in threshold voltage was found to increase with decreasing mobility,
whereas the band offset extracted from IDS(T ) remains unchanged.
illustrative to investigate the impact of a change in mobility on
ηrat, on the resulting values of ΔEx, and on the corresponding
ΔVTH. As of yet, a direct tSi dependence due to, e.g., thickness
fluctuation is not incorporated in the current TCAD mobility
models, so the impact of a change in mobility is emulated by
artificially setting the low-field mobility to a fixed value for
each tSi. Although the mobility is reported to decrease with
decreasing tSi, with a local maximum around tSi 3–4 nm [7], the
exact choice of the mobility values in this work does not affect
the generality of the conclusion. The mobility was manually
reduced by 15% (tSi = 9 nm) to 65% (tSi = 3 nm) relative to
the mobility in the reference device. The resulting ηrat is shown
in Fig. 7, demonstrating that the offset in ηrat is modified in
direct proportion to the mobility reduction, whereas the slope
remains unchanged. The effect of a change in mobility on the
extracted ΔEC and ΔVTH can be observed in Fig. 8, which
shows the conduction band offset and the threshold voltage
shift with and without modified mobility. The figure clearly
illustrates that the values obtained with the IDS(T ) method
remain unchanged, whereas the extracted ΔVTH is sensitive to
a tSi-dependent change in mobility.
Authorized licensed use limited to: UNIVERSITEIT TWENTE. Downloaded on September 29, 2009 at 09:08 from IEEE Xplore.  Restrictions apply. 
2004 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 9, SEPTEMBER 2009
Fig. 9. Simulated capacitance versus voltage characteristic of a 5-nm gated
p-i-n diode, for L = 1 μm and L = 2 μm, showing the “single” capacitance
and the normalized differential capacitance [Cdiff = (C2 − C1)/W (L2 −
L1)]. Only the n-type inversion is shown. (Dashed line) Subthreshold gate
capacitance calculated with (2).
Similarly, the impact of variation of typical (strong)
inversion-related device parameters has been considered, such
as the S/D series resistance and the oxide thickness. In fact,
we have verified that changing the series resistance and oxide
thickness indeed does not affect the subthreshold current, as
predicted by (1) and the corresponding assumption of a long
channel with low VDS . In contrast, VTH and ΔVTH differ from
the previously obtained values; for example, adding a 2-kΩ
resistor to the S/D contacts of a device with a tSi of 5 nm to
emulate the S/D series resistance produces 10% smaller ΔVTH,
compared with that of the device without the artificial series
resistance.
D. Separation of Δμ and ΔDOS
Since both the mobility and the DOS determine the prefactor
in (5), it is not possible to trace a tSi-dependent change in the
offset of ηrat back to either the mobility or the DOS from
the IV measurements alone. Hence, the effect of a change in
DOS on IDS would produce results that are very similar to the
simulations with a modified mobility, which were previously
shown. If, in addition to the IV measurements, Qi is deter-
mined from CV characteristics, the individual contribution of
the mobility and the DOS can be extracted. To illustrate this
procedure, the DOS is manually modified through NC and
NV , which represent the effective DOS in the conduction and
valence bands, respectively.
The CV simulations have been performed on gated p-i-n
diodes having a geometry that is identical to the structure shown
in Fig. 1(a), only with p+ source doping. The main merit of a
p-i-n device is that the n- and p-type inversions can inde-
pendently be investigated, thereby providing the possibility to
extract both the conduction and valence band offsets on a single
device. Fig. 9 shows a typical n-type inversion capacitance
characteristic for two devices with tSi = 5 nm and channel
lengths of 1 μm and 2 μm. The plot shows the “single”
capacitance curves, along with the “differential” capacitance
calculated with Cdiff = (C2 − C1)/W (L2 − L1). Performing
the measurement differentially clearly facilitates a more accu-
Fig. 10. Effect of decreasing mobility and DOS on the (a) subthreshold
current and (b) capacitance ratio. Curve (1) in (a) shows the original current
ratio for a tSi of 5 nm, with the 27-nm-tSi device as reference. Manually
reducing the mobility in the 5-nm-tSi device by 40% increases the offset in
ηrat in direct proportion [curve (2)]. Setting, in addition, the DOS to 70% of its
original value results in an additional increase in the offset [curve (3)]. (b) The
subthreshold capacitance ratio is only sensitive to the DOS reduction, showing a
proportionally increasing offset [curve (2)] relative to the curve with unchanged
DOS [curve (1)].
rate determination of the subthreshold characteristics, because
the capacitance in the low bias regime is significantly reduced.
Furthermore, the values calculated with (2) are depicted as well,
demonstrating good agreement.
Fig. 10(a) shows ηrat for an NMOS device with a tSi of
5 nm for three cases: 1) original mobility and original DOS;
2) reduced mobility and original DOS; and 3) reduced mobility
and reduced DOS. As concluded before, reducing the mobility
in the thinnest device increases the offset of ηrat in direct
proportion. Likewise, a reduction in the DOS, in this case
to 0.7× its original value (for both NC and NV ), gives an
additional offset as expected based on (5). In fact, the ratio
of the DOS and mobility in the reference device and the thin
device [hence, the prefactor in (5)] can be found by extrapo-
lating ln(ηrat) to 1000/T → 0, i.e., when the last term in (6)
reduces to zero. Indeed, the additional increase in the offset of
ln(ηrat) is in agreement with the expected value of ln(1/0.7).
The slight increase in the slope is explained by recalling that
the quantum correction potential depends on the carrier dis-
tribution; hence, when modifying the DOS, its value relative
to the original value (Nref) will appear as an additional con-
tribution, equal to kbT ln(NC/Nref), to the applied quantum
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correction potential. This directly translates into a slightly
steeper slope of ηrat, which corresponds to an additional band
edge shift of kbT ln(NC/Nref) = kbT ln(0.7) ≈ 9 meV.
The procedure is repeated for the ratio of the subthreshold
capacitance θrat [cf. (7)], the result of which is shown in
Fig. 10(b). The curves with and without modified mobility
exactly coincide, thus confirming that the capacitance is insen-
sitive to a mobility variation. Hence, the observed increase in
the offset of the upper branch [curve (2)] with reduced DOS is
solely due to the reduction in the DOS.
In summary, the shift in conduction and valence band edge
can be extracted from the slope of ηrat. The offset of ηrat
is determined by both the mobility and the DOS. In order
to disentangle these two quantities, additional subthreshold
capacitance measurements can be carried out to extract the
change in DOS. A possible tSi-dependent change in mobility
can then be derived from the remaining difference in the offset
between the ratio of the currents and capacitances.
E. Discussion
The method for extracting ΔEx, mobility, and DOS involves
a few assumptions. This section covers some sanity checks that
are instrumental in determining the applicability of the IDS(T )
method. Most importantly, (5) assumes that the exponential
temperature dependence is much stronger than the tempera-
ture dependence of the prefactor. This assumption, however,
generally holds under typical operating conditions: Although
the mobility and DOS do change with temperature, only a
difference in temperature dependence from layer to layer will
introduce errors in the extracted band offsets. The aforemen-
tioned assumption can easily be verified by assuring that the
subthreshold slope varies linearly with temperature and yields
essentially equal values for the tSi range under consideration.
The latter is a clear manifestation of volume inversion, which is
a typical feature of UTB devices.
The ideality of the subthreshold slope is greatly determined
by the concentration of interface states. Hence, one might argue
that high-κ gate dielectrics, which generally exhibit a higher
interface state density compared with SiO2 [29], may hamper
the reliable application of the IDS(T ) method. Although the
subthreshold slope may deviate from the ideal values (i.e.,
60 mV/dec at 300 K) due to the presence of interface states,
sufficient requirements are given as follows: 1) the subthreshold
slope is approximately equal for the considered tSi range and
2) it exhibits a linear temperature dependence. Furthermore,
a linearly temperature-dependent subthreshold slope implies
that, for ηrat, the actual value of the gate bias, provided that
VG < VTH, is not important: The difference in VG at which Iref
and Ithin are recorded is simply subtracted when converting the
slope of ηrat to ΔEx.
The results shown in this work are obtained from long-
channel (1 μm) devices, with low VDS (25 mV), to ensure
that the actual barrier height is determined solely by the gate
(bias and work function) and the intrinsic body. For short-
channel devices, the barrier is lowered due to the proximity
of the source and drain; hence, we verified that the extracted
work function difference between gate and channel increases,
i.e., the source/channel barrier decreases, for smaller L and
increasing VDS .
IV. CONCLUSION
In this paper, shifts in the valence and conduction band
edge have been extracted from the temperature dependence
of the subthreshold current. The results have been compared
with shifts in the threshold voltage, showing that, with the
IDS(T ) method, shifts in the band edges can separately be
observed from changes in mobility and DOS, which cannot
be accomplished with the ΔVTH method. The observed shifts
in VTH are generally much (> 3×) larger than the expected
band edge shifts, whereas the band offsets extracted from the
IDS(T ) measurements are in very close agreement with the
theoretical values. Hence, ΔVTH generally overestimates
the quantum-confinement-induced shift in band alignment.
A change in mobility and DOS can further be quantified with
additional temperature-dependent subthreshold CV measure-
ments. Since the capacitance does not depend on the mobility,
any change in DOS is directly reflected in the subthreshold
capacitance, irrespective of a possible change in mobility.
APPENDIX A
UTB SOI UNDER SUBTHRESHOLD CONDITIONS
The aim of this appendix is to illustrate that an UTB device
with very asymmetric front- and back-gate oxide thicknesses
(toxf and toxb, respectively) can be considered as a fully sym-
metric device under subthreshold conditions. In the following,
the subscript “f” and “b” refer to the front and back interface,
respectively. Furthermore, we assume that the front and back
gates are equally biased.
From Fig. 1(b), we derive
εox
toxf
(VG −Δφf − ψsf) = εSiFf (9a)
εox
toxb
(VG −Δφb − ψsb) = εSiFb (9b)
where Ff and ψsf are the electric field and the potential at
the gate–channel interfaces, respectively; εox and εSi are the
dielectric constants of the gate dielectric and silicon, respec-
tively; and Δφf is the difference in work function between the
gate and the channel. Furthermore, in the subthreshold, we have
ψsb − ψsf = −F0tSi, with Fb = Ff = F0. Combining (9a) and
(9b) gives [12]
F0 =
Δφb −Δφf
εSi
εox
(toxf + toxb) + tSi
. (10)
After substitution in (9), the potential at either surface of the
body is obtained as
ψsf =VG −
[
Δφf (εoxtSi + εSitoxb) + ΔφbεSitoxf
εoxtSi + εSi(toxf + toxb)
]
(11a)
ψsb =VG −
[
Δφb(εoxtSi + εSitoxf) + ΔφfεSitoxb
εoxtSi + εSi(toxf + toxb)
]
. (11b)
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Assuming toxf = toxb and Δφb = Δφf (hence, a fully symmet-
ric device), (11a) and (11b) reduce to ψsf = ψsb = VG −Δφf ,
independent of tox. Interestingly, the same result is obtained
when toxb  toxf , which, e.g., corresponds to an UTB SOI
device on a thick BOX layer with the underlying substrate as
backplane.
APPENDIX B
MOBILITY EXTRACTION IN SUBTHRESHOLD
The following shows how the low-field mobility can be
extracted from the subthreshold current and capacitance. With
CG = dQi/dVG and (2), we obtain Qi = uthCG. After sub-
stitution in (1), the current and capacitance are directly linked
through the mobility, as given by
IDS =
μuth
L
· uthCG
[
1− exp
(−VDS
uth
)]
. (12)
Hence, the low-field mobility can be extracted as follows:
μ =
IDS
CG
· L
u2th
1
1− exp
(
−VDS
uth
) . (13)
Equation (13) can be shown to also hold for any SOI DG device,
provided that the front and back gates are equally biased.
Generally, the Qi in a UTB DG device in the subthreshold is
given by [30]
Qi = −qtSiniuth
⎡
⎣exp
(
ψsb
uth
)
− exp
(
ψsf
uth
)
ψsb − ψsf
⎤
⎦ (14)
with ψsf and ψsb as given in (11a) and (11b). Furthermore,
noting that both gates are equally biased and assuming that
volume inversion occurs, we use
∂ψsf
∂VG
=
∂ψsb
∂VG
= 1 (15)
and hence
∂
∂VG
{
exp
(
ψsf
uth
)}
=
1
uth
exp
(
ψsf
uth
)
. (16)
Then, with (14), the subthreshold gate capacitance is ob-
tained by
CG =
∂Qi
∂VG
= −qtSiniuth ∂
∂VG
⎧⎨
⎩
exp
(
ψsb
uth
)
− exp
(
ψsf
uth
)
ψsb − ψsf
⎫⎬
⎭
= − qtSini
⎧⎨
⎩
exp
(
ψsb
uth
)
− exp
(
ψsf
uth
)
ψsb − ψsf
⎫⎬
⎭
=
Qi
uth
. (17)
Hence, the low-field mobility can directly be determined from
the measured subthreshold gate capacitance and drain current;
this holds for fully symmetric DG devices and asymmetric
DG SOI devices, irrespective of the oxide thickness and work
function of the gates, provided that the gates are equally biased.
Furthermore, note that, for a symmetric DG MOSFET, for
which ψsf = ψsb = ψs, (14) yields, after applying Taylor’s
expansion
Qi = −qtSini exp
(
ψs
uth
)
which is equivalent to (2).
In conclusion, with (13), it is possible to extract the low-field
mobility, without any further approximations, in contrast to the
commonly used expression μeff = L/(QiVDS/IDS); the latter
is derived from only the drift component of the drain current
and thus neglects the diffusive part, which is dominant in the
subthreshold (hence, low-field) regime.
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